3 Logic Gates and Boolean Algebra

3.1 CMOS Technology

- Digital devises are predominantly manufactured in the Complementary-Metal-Oxide-Semiconductor (CMOS) technology.
- Two types of switches, as discussed in sec. 1.1, are implemented as a pair of complementary MOS Fields-Effect-Transitors FETs:
 - nMOS transistor "normally open" switch,
 - pMOS transistor "normally closed" switch,
- Such pair of transistors is used to build an **inverter** and consequently all digital devices
- When the input voltage V_x is low, that is, the logic signal x = 0, the pMOS transistor is closed and nMOS transistor is open. Consequently the output voltage V_y is **high**, that is, the logic signal y = 1.
- The inverse situation occurs when the input voltage is high.

A.P. Papliński

Digital Logic/Design. - L. 3

3.2 Boolean Algebra and Logic Gates

Operations performed by logic gates can be conveniently described in Boolean algebra. The (two-valued) Boolean algebra is defined on

- a set of two elements, $\mathcal{B} = \{0, 1\}$,
- two binary operators, OR (+) and AND (\cdot) ,
- one unary operator, NOT ('), (⁻)

Two Boolean values 0 and 1 correspond to

- two values, "false" and "true" used in mathematical logic, and to
- two voltage levels, "LOW" and "HIGH" used in switching circuits.

March 20, 2006



Three basic Boolean (logic) operations



A 2-variable **truth table** lists values of the output signal $y \in \{0, 1\}$ (results of logic operations) for all possible combinations of input signals, $x_1, x_0 \in \{0, 1\}$ (operands).

• The result of the **AND operation** is 1 if and only if both operands are 1.

We also say that the output of the AND gate is HIGH (asserted) if both input signals are HIGH (asserted).

- The AND operation or logic multiplication is identical with arithmetic multiplication.
- The result of the **OR operation** is 1 if at least one operand is 1.

We also say that the output of the OR gate is HIGH (asserted) if at least one input signal is HIGH (asserted).

- The OR operation or **logic addition** differs from arithmetic addition, because
- The **NOT operator** or logic complement can be arithmetically interpreted by the following expression: x' = 1 x
- The NOT gate or INVERTER complements input signals: 0' = 1, 1' = 0.

3-3

March 20, 2006

1 + 1 = 1 not 2!

A.P. Papliński

Digital Logic/Design. - L. 3

3.3 Timing diagrams

Operations performed by logic gates can also be described by means of timing diagrams.



In the example the pair of input signals x_1, x_0 goes through all possible combinations in the following way:

$$x = (x_1 x_0)_2 \in \{0, 1, 3, 2\}$$

Such a code is known as the Gray code

3.4 Boolean Expressions and Logic Diagrams

Boolean expressions are formed from:

- two Boolean constants, (0, 1),
- three basic logic operations, $(\cdot, +, \prime)$, and
- parentheses ().

Consider a Boolean (logic) expression

The order of evaluation is:

- expressions inside parentheses,
- complement (NOT),
- logic multiplication (AND),
- Logic addition (OR).

 $f = a + b' \cdot c = a + \bar{b} \cdot c$

where a, b, c, f and Boolean variables.

The equivalent logic diagram:



A.P. Papliński

Digital Logic/Design. — L. 3

In order for the logic addition to be performed before multiplication we have to add parentheses:

$$f = (a+b') \cdot c = (a+b) \cdot c$$

The equivalent logic diagram:



The AND operator (the multiplication sign) may be omitted and we can write

$$f = a + b'c$$
 or $f = (a + b')c$

Identify:

- input-output ports, or signals (wires) connected to the outside world
- gates and
- signal or nets (wires), that is. signals interconnecting gates inputs and outputs.

3–5

March 20, 2006

3.5 VHDL Hardware Description Language — example 1

- Digital devices/circuits can be described/modelled using a hrdware description language, VHDL.
- The description consiste of two main parts:
- Input-output ports are specified by the ENTITY
- The circuit structure or function is specified by an ARCHITECTURE

Example:

• The contents of the log_circ_1.vhd file:

A.P. Papliński

Digital Logic/Design. - L. 3

3.6 Truth tables and Karnaugh Maps

The behaviour of a logic circuit, that is, the values of the output signals for all combinations of input signals can be equivalently described by:

Consider the following Boolean (logic Function

$$f = (a'+b)c$$

The **truth table** lists the values of the function f for all $2^3 = 8$ combinations of three input variables

• a Boolean expression,

- the truth table,
- the Karnaugh map,

 $(cba)_2$ b a'a'+bf ac

March 20, 2006

A.P. Papliński

3-10

3.7 A 3-variable Karnaugh map

Digital Logic/Design. - L. 3

- Karnaugh maps are representations of Boolean hyper-cubes.
 - A concept of adjacent vertices
 - A Karnaugh map for

$$f = (a'+b)c$$

3.8 Theorems of Boolean Algebra and their circuit interpretation

Transformations and simplification of logic circuits are based on a variety of Boolean algebra theorems which can easily be verified by

• Double Complement — Involution property



Double NOT operation can be removed.

A.P. Papliński

Digital Logic/Design. — L. 3

• Operations with constants

x + 0 = x	$x \longrightarrow x \equiv 0$	<i>x</i>
x + 1 = 1	$\begin{array}{c} x \\ 1 \end{array} \longrightarrow \begin{array}{c} 1 \end{array} \equiv$	1
$x \cdot 0 = 0$	$\begin{array}{c} x \\ 0 \end{array} = \begin{array}{c} 0 \end{array}$	0
$x \cdot 1 = 1$	$\begin{array}{c} x \\ 1 \end{array} \xrightarrow{x} =$	<i>x</i>

• Operations with repeated arguments



$\sum_{c} b a$	0.0	01	11	10
0	0	0	0	0
1	1	0	1	1

March 20, 2006

A.P. Papliński

• OR and AND are commutative operations — all gate inputs are identical:

OR:
$$a + b = b + a$$
 AND: $a \cdot b = b \cdot a$

• OR and AND are associative operations — *n*-input gates exist:

OR:
$$a + (b + c) = (a + b) + c = a + b + c$$

• OR operation (logic addition) is distributive

$$a \cdot (b+c) = a \cdot b + a \cdot c$$



• AND operation (logic multiplication) is also distributive!

$$a + b \cdot c = (a + b) \cdot (a + c)$$



A.P. Papliński

Digital Logic/Design. — L. 3

Verification of the distributive law for the AND operation using the truth table method:

$(cba)_2$	c	b	a	$b \cdot c$	LHS	a+b	a + c	RHS
0	0	0	0	0	0	0	0	0
1	0	0	1	0	1	1	1	1
2	0	1	0	0	0	1	0	0
3	0	1	1	0	1	1	1	1
4	1	0	0	0	0	0	1	0
5	1	0	1	0	1	1	1	1
6	1	1	0	1	1	1	1	1
7	1	1	1	1	1	1	1	1

 $a + b \cdot c = (a + b) \cdot (a + c)$

For all combinations of variables LHS = RHS, therefore, the distributive law for the logic multiplication is valid.

3–11

March 20, 2006

Duality Principle

Every theorem of the Boolean algebra remains valid if the **operators** and **constants** are interchanged, that is:

$$\begin{array}{rcl} \text{AND} \iff \text{OR} \\ 1 \iff 0 \end{array}$$

Example:

If the following equality

$$a \cdot (b+c) = (a \cdot b) + (a \cdot c)$$

is valid, then interchanging '+' with '.' we obtain the **dual** equality:

$$a + (b \cdot c) = (a + b) \cdot (a + c)$$

which is also valid.

A.P. Papliński

Digital Logic/Design. — L. 3

Absorption Rules

1. $a + a \cdot b = a$

Verification by algebraic manipulation:

 $a+a\cdot b=a\cdot (1+b)=a$, because 1+b=1

- 2. $a \cdot (a+b) = a$ the dual equality
- 3. $a + a' \cdot b = a + b$ Important!
- 4. $a \cdot (a'+b) = a \cdot b$

Absorption rules are important in circuit simplification.

March 20, 2006

De Morgan's Theorems

1. The complement of a product (AND) is equal to the sum (OR) of the complements:

$$(a \cdot b)' = a' + b'$$



equivalently

a b b a'+b' a'+b'

This is the NAND gate (NOT AND)

2. The complement of a sum (OR) is equal to the product (AND) of the complements (the dual theorem):

 $(a+b)' = a' \cdot b'$



equivalently



This is the NOR gate (NOT OR)

A.P. Papliński

Digital Logic/Design. - L. 3

3.9 All two-variable functions y = F(b, a)

6 0 0 1 1 a 0101 Fo D D D O 0 $F_1 0 0 0 1$ AND =Dь.а $F_2 0 0 | 0$ b.ā F_{2} 0 0 1 1 Ь 0 1 Б·а Fy 00 Fa 0 1 01 α. 0 $b \cdot a + b \cdot \overline{a} = b \oplus a \text{ XOR } = D$ Fr 0 D 1 11 b+a. OR =>-F, 000 $(\overline{b+a}) = \overline{b} \cdot \overline{a}$ Fa ł NOR 0 01 B·a+b·a = (b⊕a Fg 1 EQ XNDR 0 0 $\overline{\mathbf{a}}$ En 1 E. 1 0 b+a Б En 1 00 1 0 1 F12 L Б+а 1 $\overline{b \cdot a} = \overline{b} + \overline{a}$ NAND = D F₁₄ I D FIS L 11 1 1

March 20, 2006

3.10 NAND and NOR gates

the truth tables for the NAND and NOR gates



A.P. Papliński