## 13 Multipliers

- Multiplication methods can be classified into three groups:
- bit-serial, word-serial and parallel algorithms.
- Read the appendix at the end of the chapter for further clarification.
- We consider multiplication of two numbers represented by numerals $Q$ and $D$ :

where
- $Q$ is $n$-bit multiplier:

$$
\begin{aligned}
Q_{n-1: 0} & =\left[q_{n-1} \ldots q_{1} q_{0}\right] \\
D_{m-1: 0} & =\left[\begin{array}{lll}
d_{m-1} & \ldots & d_{1} \\
d_{0}
\end{array}\right]
\end{aligned}
$$

- $D$ is $m$-bit multiplicand:
- $P$ is $(k=m+n)$-bit product: $\quad P_{k-1: 0}=\left[\begin{array}{llll}a_{k-1} & \ldots & a_{1} & a_{0}\end{array}\right]$


### 13.1 Word-Serial Multiplication Processor - the Booth's algorithm

- The word-serial Booth's algorithm is probably the most popular multiplication algorithm used in most of the general purpose processors.
- In a word-serial algorithm a partial product is formed as a shifted sum of the previous partial product and a product of the multiplicand and a $i$-th digit of the multiplier.
- The one-bit Booth's multiplication algorithm can be described by the following pseudo-code:

$$
\begin{aligned}
& P[0]=0 ; q_{-1}=0 ; \\
& \text { for }(i=0 ; i<n ; i++)\{ \\
& \quad \hat{q}_{i}=-q_{i}+q_{i-1} ; \\
& \\
& \}
\end{aligned} \quad P[i+1]=\left(P[i]+\hat{q}_{i} \cdot D\right) \cdot 2^{-1} ; \quad \begin{array}{|cc|c|}
\hline q_{i} & q_{i-1} & \hat{q}_{i} \\
\hline 0 & 0 & 0 \\
0 & 1 & +1 \\
1 & 0 & -1 \\
1 & 1 & 0 \\
\hline
\end{array}
$$

- Examination of the pseudo-code reveals the following details of the algorithm:
- The partial product, $P[i]$, is initialised to zero: $(P[0]=0)$.
- The additional, $q_{-1}$, bit is appended to the multiplier and is also initialised to zero.
- At each step, a Booth's multiplier digit, $\hat{q}_{i}=-q_{i}+q_{i-1}\left(\hat{q}_{i} \in\{-1,0,+1\}\right)$, is formed from a pair of adjacent multiplier digits, $q_{i}, q_{i-1} \in\{0,+1\}$.
- The Booth's multiplier digit, $\hat{q}_{i}$ is used to determine the way in which the next partial product, $P[i+1]$, is calculated from the previous one.
- At each multiplication step one of three possible operations is performed, namely, subtraction of $D$, no-operation, or addition of $D$, that is, either $(P[i]-D)$, or $P[i]$, or $(P[i]+D)$.
- The result of this operation $\left(P[i]+\hat{q}_{i} \cdot D\right)$, is then shifted right by one position to form the next partial product, $P[i+1]$.
The shift-right operation implements multiplication by $2^{-1}$.
- The final product is

$$
P=P[n]=Q \cdot D
$$

- A numerical example is given in Figure ?? and will be examined in detailed in the subsequent section.
- In the next design step, the pseudo-code description of the algorithm is converted into
- a structure of the datapath and
- a specification of the control unit given in a form of a flow-chart of operations performed by the word-serial multiplication processor.
- Remember that all registers are triggered by the positive-edge of the clock signal clk, and their operations are controlled by op-code signals generated by the control unit.


### 13.2 The top-level structure of the processor

- The top level schematic of the wsm processor consists of two components, namely, the datapath and the control unit:
- Two symbols, dpath and cntp, representing the datapath and the control unit components, respectively, are created and instantiated into the top level schematic wsm
- It is assumed that the multiplier and the multiplicand are 8-bit two's-complement numbers and are entered through the input ports $q q(7: 0)$ and $d d(7: 0)$, respectively.
- The 16-bit result is available at the output port aq (15:0).
- The multiplication operation is initialised with the assertion of the start signal, st.

Word-Serial Multiplication Processor


- The completion of the operation is signaled by the ready signal, rdy.
- The clock and reset signals are $c l k$ and rst, respectively.
- The control unit generates the required 7-bit op-code op (6:0) to specify micro-operations performed by the functional blocks of the datapath.
- Upon completion of the required number of the multiplication steps, the step counter from the data path generates the signal zI which is interpreted in the control unit.
- Refer to the flow-chart of operations for details.


### 13.3 Datapath of the word-serial multiplication processor implementing the 1-bit Booth's algorithm

- The block diagram of the datapath consists of the registers which store variables used in the pseudo-code (sec 13.1), and combinatorial blocks like an ALU (adder/subtractor) which perform required operations on the stored variables.

D - the multiplicand register,
$\mathbf{Q}$ - the multiplier register,
A - the more-significant half of the product register.
The least-significant part of the product is in the Q register, so that, the (partial) products are stored in the concatenated $P=(A Q)$ register.
F - the ALU (Adder/Subtractor)
performing operations $F<=A \pm D$, or $F<=A$.


The output $F$ of the ALU is loaded into the A-register after an arithmetic shift-right operation, $\operatorname{asr}(F)=F / 2$, is performed.
The least significant bit, $f_{0}$, is shifted into the Q-register.
$\mathbf{S c}$ - the step counter which counts from ' 0 ' to $n-1$ and generates the signal zI when $\mathrm{Sc}=n-1$.

### 13.4 State diagram of the control unit

- The flow-chart of the word-serial multiplier using the one-bit Booth's method is implemented as a state diagram of the control unit.
- In the initial state, SI, when $\mathrm{st}=0$, the multiplicand and the multiplier are loaded into the registers $D$ and $Q$ respectively, and the signal rdy is reset.
- When the start signal $s t=1$ the control unit goes into the state $\mathbf{S M}$ in which multiplication steps are repeated $n$ times (signal zI).
- In the final state, $\mathbf{S F}$, the correct result is available at the port $(A Q)$. This is indicated by the signal rdy being

$Q Q$ and $D D$ represent the multiplier and the multiplicand respectively.
$S c$ is the step counter initialised with zero. The signal $z I$ indicates the $S c=n-1$, that is, that the last multiplication step is performed.
$F$ is the output of the ALU,
which performs conditional operations as described.
$(F Q)$ is a concatenation of the outputs from the adder and from the $Q$ register.
$(F Q)$ is arithmetically shifted one position right and then loaded into the concatenation of the registers $A$ and $Q$.
st - the START signal,
$r d y$ - the READY signal, asserted when the multiplication is completed. asserted.
- In order to multiply the next numbers, the start signal, st, must go low.


### 13.5 Numerical example

| $D=(101101)_{2}=-19 ; ~ Q Q=(101001)_{2}=-23$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $A[i], D$ | Q | $q_{-1}$ |  |
|  |  | 101001 | 0 | $\hat{q}_{0}=-q_{0}+q_{-1}=-1$$F=A-D$ |
| $A[0]$ | 000000 |  |  |  |
| $\bar{D}$ | 010010 |  |  |  |
| $c_{0}$ | 1 |  |  |  |
| $F$ | 010011 |  |  |  |
|  |  | $\begin{aligned} & -10100 \\ & 1 \\ & 1 \end{aligned}$ | 1 | $\hat{q}_{1}=-q_{0}+q_{-1}=+1$$F=A+D$ |
| $A[1]$ | 001001 |  |  |  |
| D | 101101 |  |  |  |
| $F$ | 110110 |  |  |  |
|  |  | --1010 | 0 | $\hat{q}_{2}=0$ |
| $A[2]$ | 111011 | 01 |  | $A[2]=A[1] \cdot 2^{-1}$ |
|  |  | ---101 | 0 | $\hat{q}_{3}=-q_{0}+q_{-1}=-1$$F=A-D$ |
| $A[3]$ | 111101 | 101 |  |  |
| $\bar{D}$ | 010010 |  |  |  |
| $c_{0}$ |  |  |  |  |
| $F$ | 010000 | 101 |  |  |
|  |  | ----10 | 1 | $\hat{q}_{4}=-q_{0}+q_{-1}=+1$$F=A+D$ |
| A[4] | 001000 | 0101 |  |  |
| $D$ | 101101 |  |  |  |
| $F$ | 110101 |  |  |  |
|  |  | -----1 | 0 | $\hat{q}_{5}=-q_{0}+q_{-1}=-1$ |
| $A[5]$ | 111010 | 10101 |  |  |
| $\bar{D}$ | 010010 |  |  |  |
| $c_{0}$ | 1 |  |  |  |
| $F$ | 001101 | 10101 |  | $F=A-D$ |
|  |  | -- | 1 |  |
| $A[6]$ | 000110 | 110101 |  |  |

$$
A=A[6]=Q \cdot D=+437
$$

### 13.6 Operations of the datapath blocks

- From the flow-chart we can now compile tables of operations of each block of the datapath assigning opcodes for each elementary operation.

| multiplicand register, D |  |  |
| :---: | :--- | :--- |
| Dop | operation |  |
| 0 | $\mathrm{D} \Leftarrow \mathrm{D}$ | nop |
| 1 | $\mathrm{D} \Leftarrow \mathrm{DD}$ | load |


| partial product register, A |  |  |
| :---: | :--- | :--- |
| Aop | operation |  |
| 0 | $\mathrm{~A} \Leftarrow \mathrm{~A}$ | nop |
| 1 | $\mathrm{~A} \Leftarrow \mathrm{~F} / 2$ | ldAshr |
| 2,3 | $\mathrm{~A} \Leftarrow 0$ | reset |

- The partial product register performs three operations.
- The IdAshr operation, that is, "load arithmetically shifted right signal vector $F(3 . .0)$ into $A$ ", can be more precisely described as

$$
A<=(F(3), F(3 . .1))
$$

| multiplier register, Q |  |  |
| :---: | :--- | :--- |
| Qop | operation |  |
| 0 | $\mathrm{Q} \Leftarrow \mathrm{Q}$ | nop |
| 1 | $\mathrm{Q} \Leftarrow \operatorname{shr}(\mathrm{F}(0), \mathrm{Q})$ | shrQ |
| 2,3 | $\mathrm{Q} \Leftarrow(\mathrm{QQ} \& 0)$ | load |

- The multiplier register is an ( $n+1$ )-bit register, e.g., $Q(3$.. -1$)$ (warning: in VHDL negative subscripts are not allowed). It performs three operations.
- The shift operation can be alternatively described as:

$$
Q<=(F(0), Q(3 . .0))
$$

| step counter, Sc |  |  |
| :---: | :--- | :--- |
| Sop | operation |  |
| 0 | $\mathrm{Sc} \Leftarrow \mathrm{Sc}$ | nop |
| 1 | $\mathrm{Sc} \Leftarrow \mathrm{Sc}+1$ | count |
| 2,3 | $\mathrm{Sc} \Leftarrow 0$ | reset |


| ALU, F |  |  |
| :---: | :--- | :--- |
| Fop | operation |  |
| 0,3 | $\mathrm{~F} \Leftarrow \mathrm{~A}$ | pass |
| 1 | $\mathrm{~F} \Leftarrow \mathrm{~A}+\mathrm{B}$ | add |
| 2 | $\mathrm{~F} \Leftarrow \mathrm{~A}-\mathrm{B}$ | subtract |

- The step counter load the initial value (zero), and counts up until the value $n-1$ is reached. It generates signal:

$$
z I<=(S c=n-1)
$$

- The ALU performs three operations: addition, subtraction and "pass"
- The op-codes for the ALU, Fop, are equal to the value of the current pair of the least significant multiplier digits.
Therefore, we have:

$$
\text { Fop }=Q(0:-1) .
$$

- Wherever possible we should use mnemonic names for op-codes to retain flexibility of the design
- Binary values of the op-codes can be changed during the design process in order to simplify the internal structure of the components of the datapath.
- All op-codes can be, for convenience, collected in one 7-bit op-code word:

$$
\text { op(6:0) }=(\text { Dop, Aop, Qop, Sop })
$$

- The ALU is driven directly by two least significant bits of the multiplier register.


### 13.7 Designing the datapath

The procedure of designing the datapath consists of two main steps:

- Synthesis and simulation of all components (functional blocks) of the data path.

For every block follow the steps described in the previous sections for typical sequential and combinatorial components.

- Connection of the components into a complete datapath.

This can be achieved in one of following three ways:

- Use schematic (graphical) entry tools of the CAD package and interconnect blocks as shown in the datapath block-diagram
- Write a new VHDL entity and architecture for the datapath combining codes for the individual components.
- Interconnect components using the VHDL structural design method.
- It is a good practice to simulate every new bit of the design, therefore, we should simulate not only all components of the datapath, but the complete datapath as well.
- However, due to its complexity it may be easier to do so after the control unit is designed and connected to the datapath.


### 13.8 The control unit

- The control unit is a synchronous state machine also knows as an algorithmic state machine.
- It has a typical structure in which we have to specify:
- Number of bits in the state register (two in this case)
- Input/output signals
- If we design the control unit manually, we convert the flow-chart (state diagram) into the excitation (next state) table and the output table.
- We can start with the symbolic names of the states SI , SM, SF and perform the state allocation when convenient.
- Similarly, the output table specify the way in which states
 are re-coded into the opcodes.
- I practical situations we specify the state diagram as behavioural VHDL code.


### 13.8.1 The VHDL program for the control unit

The program consists of the entity cntu in which input/output ports are specified, and an architecture behv which describes details of the behaviour of the control unit.

```
-- cntu the control unit -- by app
    library IEEE ;
    use IEEE.std_logic_1164.all ;
ENTITY cntu IS -- the control unit by app
    PORT ( rst, clk, st, zi : IN STD_LOGIC ;
                op : OUT STD_LOGIC_VECTOR(6 DOWNTO 0) ;
                -- stt : OUT STD_LOGIC_VECTOR(1 DOWNTO 0) ;
                rdy : OUT STD_LOGIC
            ) ;
END cntu ;
ARCHITECTURE behv OF cntu IS
-- TYPE states IS ( SI, SM, SF ) ;
-- SIGNAL stt, nxtSt : states := SI ;
    SIGNAL stt, nxtSt : STD_LOGIC_VECTOR(1 DOWNTO 0) ;
-- we can use a "hard" encoding of states
    CONSTANT SI : STD_LOGIC_VECTOR(1 DOWNTO 0) := "00" ;
    CONSTANT SM : STD_LOGIC_VECTOR(1 DOWNTO 0) := "01" ;
    CONSTANT SF : STD_LOGIC_VECTOR(1 DOWNTO 0) := "10" ;
-- Internal op-code signals and related constants
SIGNAL Aop, Qop, Sop : STD_LOGIC_VECTOR(1 DOWNTO 0) ;
SIGNAL DOp : STD_LOGIC ;
CONSTANT ldD : STD_LOGIC := '1' ;
CONSTANT nopD : STD_LOGIC := '0' ;
CONSTANT nop : STD_LOGIC_VECTOR(1 DOWNTO 0) := "00" ;
CONSTANT ldAshr,shrQ,cnt : STD_LOGIC_VECTOR(1 DOWNTO 0) := "01" ;
CONSTANT reset, load : STD_LOGIC_VECTOR(1 DOWNTO 0) := "10" ;
```

```
BEGIN
    -- to synthesize edge-triggered flip-flops
    -- with asynchronous reset when rst = 0
    clkd: PROCESS ( clk, rst)
    BEGIN
            IF (rst = '0') THEN
        stt <= SI ;
    ELSIF ( clk'EVENT AND clk = '1'
                AND clk'LAST_VALUE = '0' ) THEN
            stt <= nxtSt ;
        END IF ;
END PROCESS clkd ;
-- the stm process describes the transitions between states
-- and the output signals
    stm: PROCESS ( stt, st, zi )
    BEGIN
-- default assignments
    nxtSt <= stt ;
        Dop <= nopD ;
        Aop <= nop ;
        Qop <= nop ;
        Sop <= nop ;
        rdy <= '0' ;
-- state transitions and output signals
    CASE stt IS
    WHEN SI =>
        rdy <= '0' 
        Dop <= ldD
        Aop <= reset ;
        Qop <= load ;
        Sop <= reset ;
        IF ( st = '1' ) THEN nxtSt <= SM ; END IF ;
```

```
    WHEN SM =>
            Aop <= ldAshr ;
            Qop <= shrQ ;
            Sop <= cnt ;
            IF ( zi = '1' ) THEN nxtSt <= SF ; END IF ;
    WHEN OTHERS => --- when SF
    rdy <= '1' ;
    IF ( st = '0' ) THEN nxtSt <= SI ; END IF
    END CASE ;
END PROCESS stm ;
    op (6) <= Dop ;
    op(5 DOWNTO 4) <= Aop ;
    op(3 DOWNTO 2) <= QOp ;
    op(1 DOWNTO 0) <= Sop ;
END behv ;
```

After the control unit is compiled and synthesized it is important to verify its behaviour by simulation. The following waveforms were obtained during simulation of the control unit:


- The signal rst resets the state of the control unit to SI.
- If the signal st is low, the control unit remains in the state SI until the first rising edge of the clock after the signal st goes high when the state SM is reached.
- From the state SM the transition to the state SF is made on the rising edge when the signal zl from the step counter is asserted.
- It is important to verify that the control unit generates correct op-codes in every state.


### 13.9 The complete word-serial multiplication processor

- Once the datapath and the control unit are synthesized and simulated the can be connected them together to form the complete word-serial multiplication processor.
- The following waveforms were obtained during simulation of the complete multiplication processor:

- Note that the processor correctly multiplies $53_{H} \times 65_{H}=20 \mathrm{BF}_{H}$.
- More exhaustive tests are needed to confirm the correctness of the design.


### 13.10 Appendix: Multiplication methods

Consider multiplication of two numbers represented by numerals $Q$ and $D$


If the multiplier, $Q$, and the multiplicand, $D$, are represented by the $n$-digit and $m$-digit numerals, respectively, then the product, $P$, is represented by the ( $n+m-1$ )-digit numeral as follows:

$$
\begin{aligned}
Q_{n-1: 0} & =\left[\begin{array}{lll}
q_{n-1} \ldots & q_{1} q_{0}
\end{array}\right] \\
D_{m-1: 0} & =\left[\begin{array}{llll}
d_{m-1} & \ldots & d_{1} d_{0}
\end{array}\right] \\
P_{k-1: 0} & =\left[\begin{array}{llll}
a_{k-1} & \ldots & a_{1} & a_{0}
\end{array}\right] ; \quad k=m+n
\end{aligned}
$$

If we use the above notation, then the product numeral, $P_{k-1: 0}$, can be elegantly expressed as a matrix product of the multiplier numeral, $Q_{n-1: 0}$, and the Sylvester resultant matrix of the multiplicand $\left\langle D_{m-1: 0}\right\rangle_{n-1}$

$$
\begin{equation*}
P_{k-1: 0}=Q_{n-1: 0} \cdot\left\langle D_{m-1: 0}\right\rangle_{n-1} \tag{13.1}
\end{equation*}
$$

The Sylvester resultant matrix, which also known as the convolution matrix, is formed from the shifted numeral $D_{m-1: 0}$ in the following way:

$$
\left\langle D_{m-1: 0}\right\rangle_{n-1}=\left[\begin{array}{ccccccc}
d_{m-1} & d_{m-2} & \cdots & d_{0} & & &  \tag{13.2}\\
& d_{m-1} & d_{m-2} & \cdots & d_{0} & \mathbf{0} & \\
& 0 & \ddots & \ddots & & \ddots & \\
& & & d_{m-1} & d_{m-2} & \cdots & d_{0}
\end{array}\right]
$$

The angle brackets have been used to denote the resultant matrix. The bold $\mathbf{0}$ s in the resultant of eqn (13.2), represent appropriate triangles of zeroes.

In general, eqn (13.1) can be thought of as a parallelised description of the multiplication algorithm of two numerals.
Each row of the resultant represents a shifted numeral $D_{m-1: 0}$ which is multiplied by the respective digit of the multiplier.
Subsequently, the columns of the resultant are summed up to give the 'pseudo-digits' of the result. The carry propagation is neglected at this level of the multiplication algorithm.
In this sense that the carry is incorporated into the 'pseudo-digits' of the result.

## Example

Consider multiplication of the following decimal numerals

$$
P_{5: 0}=Q_{2: 0} * D_{3: 0}=\underbrace{321}_{Q_{2: 0}} * \underbrace{1234}_{D_{3: 0}}
$$

This multiplication operation can be described in the following matrix form:

$$
\begin{aligned}
& P_{5: 0}=Q_{2: 0} \cdot\left\langle D_{3: 0}\right\rangle_{2} \\
& \begin{aligned}
{\left[\begin{array}{lll}
3 & 2 & 1
\end{array}\right] \cdot\left[\begin{array}{llllll}
1 & 2 & 3 & 4 & 0 & 0 \\
0 & 1 & 2 & 3 & 4 & 0 \\
0 & 0 & 1 & 2 & 3 & 4
\end{array}\right] } & =\sum_{\mathrm{cl}}\left[\begin{array}{cccccc}
3 & 6 & 9 & 12 & 0 & 0 \\
0 & 2 & 4 & 6 & 8 & 0 \\
0 & 0 & 1 & 2 & 3 & 4
\end{array}\right] \\
& =\left[\begin{array}{lllll}
3 & 8 & 14 & 20 & 11
\end{array}\right]
\end{aligned}
\end{aligned}
$$

where $\sum_{\mathrm{cl}}$ denotes the column-wise summation, that is, addition of rows of the matrix.
The product numeral $P_{5: 0}$ contains "pseudo-digits", that is, digits which are greater than the base $b=10$. In order to obtain the 'proper' digits, the following carry propagation operation is required:

$$
P_{5: 0}=\begin{array}{cccccc}
\begin{array}{llllll}
3 & 8 & 4 & 0 & 1 & 4 \\
0 & 1 & 2 & 1 & 0 & 0 \\
\hline 3 & 9 & 6 & 1 & 1 & 4
\end{array}=321 * 1234
\end{array}
$$

The above example can easily be extended into a generic multiplication algorithm. If we combine eqns (13.1) and (13.2) we obtain the following expression describing the first step of a generic multiplication algorithm:

Denoting the products of individual digits of multiplier and the multiplicand by

$$
r_{i j}=q_{i} \cdot d_{j}
$$

we obtain from eqn (13.3)

$$
P_{k-1: 0}=\sum_{\mathrm{cl}}\left[\begin{array}{cccccccc}
r_{n-1, m-1} & & \cdots & & r_{n-1,1} & r_{n-1,0} & 0 & \cdots  \tag{13.4}\\
0 \\
\vdots & \ddots & & & & \ddots & \ddots & \ddots
\end{array}\right] \vdots
$$

In a binary case, when, in general, the digits $q_{i}, d_{j} \in\{-1,0,+1\}$, the elementary products are also, $r_{i j} \in\{-1,0,+1\}$.

In the second step of a generic multiplication algorithm, the elementary products in the matrix (13.4), are to be summed up in columns. For a purely binary case, this operation yields the counts of ones in each column.
Finally, the column sums must be added together, in a step which involves carry propagation.

The above generic multiplication algorithm can be implemented in at least the following ways:
The word-serial algorithm. This is probably the most popular algorithm in which the final product is formed by adding rows of the matrix (13.4) one by one. In practice, we employ a single $m$-bit adder, and the partial products are shifted one position right between $n$ successive steps of the multiplication process.

Parallel algorithms. These are the fastest implementations of the multiplication operation. In this case we use enough adders (approximately $n \mathrm{~m}$-bit adders), so that the multiplication operation is performed in one step.
Two groups of algorithms belonging to this class are called the matrix method, and the Wallace-tree method, respectively.

The column-serial algorithms. In this case, first elementary products in a column of the matrix (13.4) are added serially, and then operation is repeated for the next more significant column. In other words, there is a single 1-bit adder, and every addition operation is performed in $m$ steps. This is clearly the slowest method, but the amount of hardware required is minimal.

The distributed arithmetic algorithms. We present details of such algorithms in the subsequent sections.

### 13.11 The Booth's multiplier

In the context of multiplication it is often convenient to convert a two's-complement number into a signed-digit form. The multiplication method using the multiplier in the signed-digit form is known as the Booth's method.

Let

$$
Q_{n-1: 0}=\left[\bar{q}_{n-1} \cdots q_{1} q_{0}\right], \quad \text { where } \quad q_{i} \in\{0,1\} .
$$

Consider now the following identity:

$$
q_{i}=2 q_{i}-q_{i}
$$

Using the above identity it is now possible to obtain another numeral representation of the number $q$ in the following way:

where

$$
\hat{q}_{i}=-q_{i}+q_{i-1}, \quad \text { or, } \begin{array}{|cc|c|}
\hline q_{i} & q_{i-1} & \hat{q}_{i}  \tag{13.5}\\
\hline 0 & 0 & 0 \\
0 & 1 & +1 \\
1 & 0 & -1 \\
1 & 1 & 0 \\
\hline
\end{array}, \text { and } q_{-1}=0
$$

Hence, after re-coding, the Booth's multiplier is

$$
\hat{Q}_{n-1: 0}=\left[\begin{array}{llll}
\hat{q}_{n-1} & \cdots & \hat{q}_{1} & \hat{q}_{0}
\end{array}\right], \quad \text { where } \quad \hat{q}_{i} \in\{-1,0,+1\}
$$

Obviously the value of the multiplier has not changed in the re-coding process and we have:

$$
q=-q_{n-1} 2^{n-1}+\sum_{i=0}^{n-2} q_{i} 2^{i}=\sum_{i=0}^{n-1} \hat{q}_{i} 2^{i}
$$

## Example

$$
\begin{aligned}
& (\overline{1} 001011)_{2}=-2^{6}+2^{3}+2+1=-53 \\
& (\overline{1} 01 \overline{1} 10 \overline{1})_{2}=-2^{6}+2^{4}-2^{3}+2^{2}-1=-53
\end{aligned}
$$

