

Contents

1	Introduction	1–1
1.1	Fundamental concepts of Digital Design	1–2
1.1.1	Physical domain	1–3
1.1.2	Implementation Options for Digital Devices	1–4
1.1.3	Technologies for Specialized Digital Devices	1–6
1.2	Description Levels for Digital Devices	1–7
1.2.1	System Level	1–9
1.2.2	Functional Block Level	1–12
1.2.3	Logic Level	1–16
1.2.4	Circuit Level	1–18
1.3	CMOS technology — basic facts	1–21
1.4	IC technology today	1–26
2	MOS Transistors	2–1
2.1	Structure of MOS transistors	2–1
2.2	Operation of MOS transistors	2–4
2.3	Geometric and material properties of a MOS transistor	2–10
2.3.1	Geometric configuration of a MOS transistor	2–10
2.3.2	The gate capacitance	2–12
2.3.3	Mobility of carriers	2–13
2.3.4	Basic configurations of MOS transistors	2–14
2.4	DC analysis of the MOS transistors	2–15
2.4.1	Transistor parameters	2–15
2.4.2	Current-Voltage relationships	2–16
2.4.3	Current-voltage characteristics of an nMOS transistor	2–18
2.4.4	Switching model of MOS transistors	2–19
2.5	MOS transistors — topology and geometry of the circuit layout	2–20

3 CMOS Inverter and Multiplexer	3–1
3.1 Basic characterization of the CMOS inverter	3–1
3.1.1 Recommended relative size of pMOS and nMOS transistors .	3–5
3.2 Layout of the CMOS Inverter	3–6
3.3 Transient properties of the CMOS inverter	3–11
3.3.1 Propagation delay	3–11
3.3.2 Switching power dissipation	3–16
3.4 A “weak” multiplexer	3–17
4 Fabrication of CMOS Integrated Circuits	4–1
4.1 Basic silicon structures	4–1
5 CMOS Logic Building Blocks	5–1
5.1 Layout Design Rules	5–2
5.2 Principles of a good circuit layout at the cell level	5–7
5.3 Connecting MOS transistors	5–8
5.3.1 Serial connection of MOS transistors	5–8
5.3.2 Parallel connection of transistors	5–10
5.4 A two-input NOR gate	5–12
5.5 Layout Matrices	5–16
5.6 A three-input NAND gate	5–17
5.7 A composite CMOS gate	5–21
5.7.1 Example: An Inverted-sum-of-products composite gate	5–23
5.8 Switch logic	5–29
5.8.1 Switch logic versus gate logic	5–29
5.8.2 Signal degradation in switch logic	5–31
5.8.3 A weak multiplexer.	5–32
5.8.4 A CMOS Transmission Gate	5–34
5.8.5 A 2-to-1 multiplexer using transmission gates	5–37
5.9 Exclusive-OR gate in gate and switch logic	5–38
5.10 A Tri-state inverter	5–49
6 CMOS Functional Cells	6–1
6.1 Design methodology	6–2
6.1.1 Problem formulation	6–2
6.1.2 An illustrative example.	6–3
6.1.3 Basic facts from the graph theory	6–8
6.1.4 Layout Generation Methodology	6–10
6.1.5 Designing a CMOS functional cell – an illustrative example. .	6–11

6.2	1-bit Adders	6–15
6.2.1	The switch-logic, solution A	6–17
6.2.2	The switch-logic, solution B	6–21
6.2.3	The switch-logic: solution C	6–25
6.2.4	A Cell with a bridge-like structure	6–27
6.3	Building Blocks of Sequential Circuits	6–30
6.3.1	D Latch	6–30
6.3.2	Designing an Edge-Triggered D-type Flip-Flop	6–38
6.3.3	Edge-Triggered T Flip-Flop	6–43
7	Input/Ouput Circuitry	7–1
7.1	Padframes	7–1
7.2	The simplest I/O pad	7–6
7.2.1	Fundamentals of the ESD protection	7–7
7.2.2	The layout of the PadARef.	7–8
7.2.3	The Latch-up Problem and its prevention	7–11
7.3	Output pads	7–15
7.4	Bidirectional pads	7–16
8	Semiconductor Memories	8–1
8.1	General concepts	8–1
8.2	Mask programmed (ROM) memory circuits.	8–4
8.2.1	NOR-based ROM	8–4
8.2.2	NAND-based ROM	8–7
8.2.3	Row and Column Decoders	8–9
8.3	Static Read/Write Memory (SRAM)	8–10
8.3.1	Structure of the CMOS memory cell	8–10
8.3.2	Principles of operations	8–12
8.3.3	SRAM Write Circuitry	8–14
8.3.4	SRAM Read Circuitry	8–15
8.3.5	Dual-Port SRAM (Kang, Leblebici)	8–18
8.4	Dynamic Read-Write Memory (DRAM)	8–19
9	Design Examples	9–1
9.1	Design Styles for Integrated Circuits	9–1
9.1.1	Full-custom design of a barrel shifter/rotator	9–3

Bibliography

- [1] N.H.E. Weste and K. Eshraghian. *Principles of CMOS VLSI Design. A System Perspective*. Addison-Wesely, second edition, 1993. H 621.395 W525P2.
- [2] Sung-Mo Kang and Yusuf Leblebici. *CMOS Digital Integrated Circuits*. McGraw-Hill, 2nd edition, 1999. H 621.395 K16C 1999.
- [3] M. Michael Vai. *VLSI Design*. CRC Press, 2001.
- [4] James D. Plummer, Michael D. Deal, and Peter B. Griffin. *Silicon VLSI Technology*. Prentice Hall, 2000.
- [5] Mentor Graphics Corporation. *IC Station User's Manual*, 2002. in:
\$MGC_HOME/shared/pdfdocs/icstn_user.pdf.
- [6] Mentor Graphics Corporation. *ASIC Design Kit*, 2002. in:
<http://www.mentorg.com/partners/hep/AsicDesignKit/ASICindex.html>.